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EVOLUTION OF SATELLITE PFM ENCODING SYSTEMS
FROM I960 TO 1965
by

Hosea D. White, Jr.
Goddard Space Flight Center
Greenbelt Md.
SUMMARY

could be trusted without concern about timing
errors or computer-program "blow up"

The optimum small scientific satellite system
is assumed to be one in which the experimenter
designs his sensor to measure the phenomena of
interest, mounts it on a spacecraft, and receives
a "perfect" master data tape from the ground
station in return. Thus much of the experiment
er's burden of the electronics design and testing
now required on the spacecraft would be elimi
nated.

Although this optimum concept may never be
reached, the purpose of this paper is to show
how-over the past 5 years-an approach has been
made by expanding the PFM encoding system to
encompass more spacecraft electronic functions
in a central package. The "functional complexity"
of the Super IMP encoding system has increased
by over a factor of 20 from that used in Explorer
XII (1961 vl). Yet the volume is about the same,
and relatively low power (about 1. 2 watts) has
been maintained without ogoingo to conventional
"solid circuits. " The components used to accom
plish this (MOSFET* blocks) will be discussed
briefly. Giant strides have been made in PFM
data processing with the advent of IMP A (Ex
plorer XVIII: 1963 46A). These concepts will not
be discussed other than to show that hardware has
been installed on the satellite to allow much of
the time correction and error detection to be done
by computer programming on the ground. |

Although this optimum concept may never be
attained, the purpose of this paper is to show
how-over the past 5 years-an attempt to approach
it has been made: The PFM encoding system has
been expanded to encompass more spacecraft
electronics in a central package and to incorporate
hardware so that much of the time correction and
error detection can be done by computer pro
gramming on the ground.
The "functional complexity" of the encoding
system is shown to have increased by a factor of
20 from Explorer XII (designed in I960) to IMP
F (designed in 1965); yet the volume has remained
about the same, and low power (about 1. 2 watts)
has been maintained. The Explorer XII encoder
took about 200 transistors, and IMP F (Super
IMP) would take about 4000 if conventional cir
cuits were used. The circuit design approaches
taken in Super IMP are analyzed; and the use of a
completely different approach, using MOSFET
blocks, is discussed. This approach has resulted
in an impressive decrease in electrical parts
count and an even more impressive decrease in
the "dangerous" nonresistor parts count.

THE PFM ENCODING SYSTEM
PFM telemetry has been described amply in
the literature (see References 1 and. 2), Briefly,
PFM is a form of time -division multiplex espe
cially suitable for small scientific satellites be
cause of its efficient use of transmitter power as
a function of bit rate,, The PFM, encoder is the
device that encodes the experimental information
into a series of pulsed, frequency bursts where the
burst frequency contains the intelligence of a
single analog parameter or the state of either 3
or 4 binary bits, depending on the satellite used.
The encoding system is defined as the encoder
plus other functions in a central package, such as
a digital data processor.

INTRODUCTION
Pulse-Frequency-Modulation (PFM) teleme
try encoding systems are used on small scientific
satellites where weight and power are at a pre
mium. These satellites usually are ones that
measure both fields and particles and, as such,
have both analog and digital sensor outputs.

Figure 2 shows the electronic section of a
small scientific satellite. It does not include the
important functions of the power system and the
structure.
The experimenter designs various sensors
and has them mounted on the spacecraft. In the
optimum system described above, that would be
the end of it from the experimenter's point of
view, since all the rest would be done by the
spacecraft and data processing on the ground.

The optimum system is assumed to be one in
which the experimenter designs the sensor to
measure the phenomena in which he is interested,
mounts it on a spacecraft, and receives a "per
fect" master data tape from the ground station
during flight (see Figure 1). This master data
tape would be edited such that time is correct and
all errors are either corrected or flagged. The
edited master data tape then could be used as an
input to the experimenter's computer program
and should be of such quality that the results

-•-Metal-Oxide Silicon Field-Effect Transistor.
tSeeW.H. Mish, GSFC X-documents X-61 2-64128 of March 1964 and X-612-64-328 of
October 1964.
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Since the optimum system does not yet exist, the
experimenter must design special electronics to
mate with the sensor and may wish to do on-board
data processing. To accomplish on-board data
processing, the analog experimenter may need
many analog-to-digital (A/D) conversions. Two
approaches may be taken: (1) Each experimenter
may do his own, or (2) a central A/D converter
may be time-shared among experimenters. The
former approach is often used; but the latter will
be done in the Super IMP, with the encoding sys
tem supplying a calibrated A/D conversion signal
for experiment on-board data processing in the
"Magnetometer Autocorrelation Computer. " This
same A/D converter will be used by other experi
ments; thus, a significant savings in weight and
power by the experiment may be achieved.
The digital experiments often require accu
mulation of pulses and storage of data until read
out time. Also, dynamic range may be a prob
lem, so bit compression techniques are required.
In the case of Super IMP, there are nine such
experiments that require approximately 450 bits
of accumulation and storage every 5 seconds. In
the past (Explorer XII and Ariel I*), each ex
perimenter provided his own accumulation and
storage and, in the case of Explorer XII, even
did most of his own commutation. This resulted
in a rather inefficient overall system since many
experimenters did the same thing, and the con
nector and readout problem was rather compli
cated. When several experimenters require ac
cumulation and storage, a central processor often
provides these advantages:
1.

More efficient use of power;

2.

Reduction of interface connections;

Accumulator
Breakdown*

Experiment

Storage
Bits

Univ. of California

2 each, 15-bit !I S"

30

Univ. of Chicago

1
1
1
1

"S"
"S"
"S"
"S"

30

Goddard Space
Flight Center

6-bit "S"
2 each,
9-bit "S"
2 each,
1 each, 15-bit "S"

45

Sequence clock

1 each,

15-bit "S"

Total

12 accumulators

each,
each,
each,
each,

3-bit
6-bit
9-bit
12-bit

15
120 bits

*"S" stands for Signal and is a straight binary
counter.
The sequence clock was used extensively in
various computer programs on the ground. It
was read out twice per sequence and thus could
be used as an error detection device for the com
plete loop-including the satellite, telemetry
stations, information processing line, and the
computer programs. It also was successful used
in ground station time-error detection and recti
fication software.! The sequencing clock had a
capacity of 1 month before overflow.
The IMP A DDP was manufactured in 2 1/3
one-inch delta-pack cards using the welded mod
ule technique. The basic electrical component
was the complementary flip-flop using 24 parts
per bit and averaging about 1 milliwatt per bit.
Of the 24 parts per bit, IT were not resistors.

3. Elimination of accumulator readout
problem;

Super IMP Digital Data Processor
The Super IMP has a DDP of expanded ca
pacity and improved design. The experiment
capacity of the Super IMP DDP is about 460 bits,
or four times that of IMP A. In addition, most of
the accumulators will use a bit compression
scheme that will allow for a larger dynamic range
in counting rate. The digital bit rate has been
increased by a factor of 10 over that used in IMP
A, using the same transmitter power at the same
range. This is accomplished by increasing the
bits per channel from 3 to 8 and increasing the
channel rate by 4. Each burst is obtained from
the output of a 16-level crystal-controlled fre
quency synthesizer, and the frequencies will be
"coherent" to a useful accuracy.

4. Cost reduction, since only one develop
ment program is required;
5. Removal of burden from the experimenter,
including testing of accumulators.
The PFM encoding system provided the central
processor, called a Digital Data Processor (DDP),
in the IMP A satellite for the first time. This
same design was used in IMPs B and C.
IMP A Digital Data Processor
The IMP A DDP has a total experimenter
capacity of 105 bits plus a 15-bit sequence clock.
The IMP A accumulator breakdown is as follows:

tSeeW.H. Mish, GSFC X-documents X-61 2- 64128 of March 1964 and X-612-64-328 of
October 1964.

* Ariel I (UK-1): 1962 01.
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The present breakdown for the Super IMP
DDP is as follows:
Accumulator
Breakdown *

Experiment

Storage
Bits

APL

1 ea , 16-bit "ST fI

16

BTL

5 ea , 15-bit "ST"

75

U. Gal.

2
1
1
1

64

ea , 16-bit "ST" ^
)
ea , 16-bit "S"
ea , 14-bit "S"
J
ea ,
2-bitjammer

U. Chi.

2 ea , 10-bit "ST" ^l
1 ea , 12-bit "ST" J

GSFC

4 ea , 10-bit "S"
1 ea , 24-bit "S"

*\
J

64

SW CTR. for
Adv. studies

9 ea , 10-bit "ST" ^
1 ea ,
6-bit "S"
J

96

STL

2 ea ,

U. Iowa

2 ea , 12-bit "ST"

24

Optical
aspect

4 ea , 12-bit "S"

48

Sequence
clock

1 ea , 16-bit "S"

Total

38

8-bit "S"

32

16

16

digital experimenters. The Explorer XII encoder
cornmutated information from 23 analog lines and
12 digital lines. The Ariel I encoder cornmutated
information on 100 lines from the British experi
ments (this was all the satellite commutation),
but the experimenter did all his accumulation.
The Ariel I encoding system had many improve
ments over that used in Explorer XII in circuit
design and packaging techniques. Welded modules
were used extensively for the first time at GSFC.
(Reference 2 discusses the above systems. )
For the purposes of this paper, note that the
functional complexity increased by a factor of 3
between the two systems, with the Ariel I handling
information from 100 lines and Explorer XII only
35 lines. The Explorer XII system used about
200 transistors, and the Ariel I system about
600. Ariel I had two encoders: One was real
time-the high-speed encoder, and the other was
the low-speed encoder. The low-speed encoder
was tape-recorded in the satellite at 1/48, the
information rate of the real-time encoder. On
command from a ground station, the taped output
was played back 48 times faster than the recorded
speed.
FUNCTIONAL COMPLEXITY
The ambiguous term Functional Complexity
(FC) is used here to connote "usefulness" of the
system or "what the system does for the experi
menter. " Although impossible to measure ac
curately, it is as good a term as any to illustrate
the purpose of this paper.

451

*"ST" stands for Signal or Time.
These accumulators will count pulses up to a
maximum and will then count clock pulses for the
rest of the accumulation period. Thus, either
count S or counting rate T will be telemetered.
This scheme takes care of the overflow problem
and thus extends the counting-rate dynamic range.
The maximum input rate any accumulator
may accept is about 500 kc. Maximum experi
ment rates usually are in the order of 100 to 250
kc, so the 500 kc provides an adequate safety
margin.
The Commutator and the Encoder
Again refer to Figure 2, to the commutator.
It may appear strange that this is a separate block,
since it is so interrelated with the encoder. It
appears as a separate block because of the nature
of PFM encoding, where bits were scanned 3 bits
at a time and encoded into one of the eight "dis
crete" frequencies representing the state of the
3 bits; thus, shift registers were seldom used.
Note that the Super IMP encodes 8 bits per chan
nel instead of the 3 mentioned for Explorer XII,
Ariel I (UK-1), and IMP A (Explorer XVIII).
In Explorer XII, all of the accumulation and
most of the digital commutation was done by the

The encoder on Explorer XII, to be used as
a reference, is to be assigned a functional com
plexity of 1 (FC = IX). The Explorer XII en
coder is chosen as the base merely because that
was the first PFM encoder in which the author
was involved in the electrical design. (There
were other PFM satellites before and after this
that are not described in this paper. ) In general,
the ones before Explorer XII (e. g. , Vanguard III,
P-14, S-30, etc. ) would have an FC of less than 1.
It should be noted the IMPs D and E (Anchored
IMPs) designed in 1965, are about midway between
IMPs A, B, C and F, G in functional complexity.
Table 1 summarizes a few of the significant
features illustrated by FC. It should be noted
that the author did not assign values of FC by a
mathematical method, so the values may be sub
ject to argument.
The table illustrates one rather interesting
fact: The transistor count is approximately di
rectly proportional to FC. If this were extrapo
lated to the Super IMP encoding system, we would
expect about 4000 transistors. This would be the
case if IMP F were made exactly like IMP A and
probably would result in a system too complicated,
too heavy, and too large to fly on a small sci
entific satellite. Work has been done to reduce
this count using conventional components and
would result in the elimination of about 1000 tran
sistors. However, the capacitor and diode count
363

Table 1
PFM Encoding System Functional Complexity, I960 to 1965.

Year
Designed

Encoding
System
Used On:

FC

Number
of
DDP
Bits

Number
Number of Number
of
Input
of
Lines
Signal
PP
Lines
Commutated
Lines

Comments

Approx.
Transistor
Count

I960

Explorers
XII, *XIV,
XV, XXVI

IX

0

35

19

16

Taken as
FC = IX
printed circuit
boards

200

1961

Ariel I

3X

0

100

100

0

Two encoders,
welded modules

600

1962

IMPs
A, B, C

6X

105
+ clock

159

35

15

First DDP, all
modules and
interconnects
welded

1200

1965

IMPs F, G
(Super
IMP)t

20X

445
+ clock

508

73

36

Time-share A/D
converter bit
rate x 10
IMP A

New
approach
necessary

* Explorer XIV (1962 B/l), Explorer XV (1962 B XI), and Explorer XXVI (1964 86A) used essentially
the same systems,
t IMPs D and E (Anchored IMPs) have a FC of about 10X and use MOSFETS.
would not be reduced. It was assumed that the
nonresistors (transistors, capacitors, and diodes)
were not as reliable as the resistors; in fact, the
resistors were considered completely reliable.
(Note that these assumptions are the author's and
do not necessarily reflect the views of Goddard
Space Flight Center. )
Table 1 illustrates another important consid
eration: that of interconnecting signal wires 0 The
signal wires are defined as the wires coming from
the experiment to the encoder commutator and do
not count Performance Parameter (PP) lines.
The signal lines, of course, must be commutated
and encoded to be of any use to the experimeter.
The Ariel I encoder is a good example of how not
to save wires, since 100 information lines were
sent to the encoder. Fifty-one of these lines were
accumulator output lines and could have been
saved by the encoding system doing the accumula
tion and commutation. Also, a shift-register
scheme could have been used; but that would have
added considerable hardware. There was a good
reason for direct scanning of the Ariel I digital
wires in that some encoder cards were placedrdi
rectly in the experimenter package to facilitate
integration. The experimenters, however, would
have preferred that the accumulation be done in
an encoding system DDP.
According to the table, then, the DDP " saved"
124 signal lines for IMP A 435 signal wires on
Super IMP, since the commutation is incorpor
ated into each DDP bit. It is clear that "direct
scan" (as used in Ariel I) would not be feasible
in Super IMP, and the digital experimenters
would be forced to use shift registers if they did

their own accumulation. Some of the digital ex
periments are not amenable to accumulators on
Super IMP. These experiments do use shift
registers and thus do their own commutation.
These shift registers are grouped under "Experi
menter's Electronics," rather than "Commuta
tion, " in Figure 2. The output of the shift regis
ters are scanned 4 bits at a time by the commuta
tor.
It is interesting to note that less signal lines
(e. g. , a smaller harness) are required on Super
IMP than were required on Ariel I, although the
functional complexity increased by 20/3 and the
commutated lines have increased by a factor of 5.
The reason, of course, is that the DDP supplies
many output bits (automatically commutated) for
each signal line received.
SUPER IMP CIRCUIT DESIGN AND
FABRICATION TECHNIQUES
Since the PFM encoding system has been
doing more and more for the experimenter in an
attempt to approach the optimum system for small
scientific satellites, the parts count has increased
drastically. In the author's opinion, the IMP A
with a functional complexity of 6X is about the
limit for reliable operation using conventional
components.
The
Figure 3 illustrates the problem.
parts used for 2 DDP bits with their readout
gates (e, g. , built-in commutator) are shown.
The major
The reduction in parts is obvious.
reason for the failure of the solid-circuit ap
proach (the two flat packs in Figure 3) is the
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low-power requirement with adequate noise re
jection and sufficient speed.

4. Second MOSFET Approach. New blocks
were obtained, where two binary bits and their
readout gates as well as the associated resistors
were integrated on a single chip. The logic
blocks described above and these new blocks en
abled a 50% size reduction such that the nonre
sistor parts were reduced to about 800.

Figure 3 was made before the last approach
(called SECOND MOSFET APPROACH) was ac
tually used in IMPs F & G; thus, some of the
nomenclature on the figure is incorrect.
Approaches Taken

In all the above, the assumption is made that
resistors are an order of magnitude more reli
able than nonresistor (capacitors, diodes, tran
sistors, or MOSFETs) parts and may be weighed
accordingly in a mathematical reliability analysis.

The IMPs F and G encoding system is func
tionally much more complex than that of IMPs A,
B, and C. If a measure of the functional com
plexity is the number of binary stages required,
IMP F is approximately 3. 6 times as complex as
IMP A: IMP A has about 140 binary stages, and
IMP F has about 500.

Status of Approaches
1. Conventional design (using IMP A circuits
and logic) was out of the question (18, 800 parts
required).

The IMP A encoding system had approxi
mately 5000 electrical parts, of which 3000 were
not resistors. If IMP F used the same circuit
design and fabrication technique, it would have
approximately 18, 800 electrical parts of which
11, 500 would not be resistors. None of the above
figures includes welds.

2. Conventional design (using IMP F conven
tional circuits and logic) was better than the above
but not desirable (13, 200 parts required).
3. Monolithic solid-circuit approach for 65
percent of the system and conventional design for
the rest was more desirable but was abandoned
because of schedule problems (approximately
8000 parts required; this figure may be off by
50 percent).

Several approaches have been taken in an
attempt to reduce the IMPs F and G parts count;
the main ones are listed:
1. Redesign of electrical circuits (binaries
and logic circuits) and improved system design
(sexidecimal bursts instead of octal bursts, to
make the logic based on a system divisible by 2
instead of 3) in order to reduce the number of
parts. This has been done; and it is estimated
that approximately 5500 parts can be saved, re
sulting in a "conventional" design with 13, ZOO
parts-of which 8600 are nonresistors. This still
is an awesome number of parts
2. Monolithic solid-circuit approach, in
which two types of low-power elements were
used. The elements were a BINARY BLOCK (at
1/2 mw/bit) and a low-power LOGIC BLOCK (at
approximately 1/10 mw/logic function). The two
-blocks would be used in approximately 65 percent
of the system, and "conventional" components in
the rest. Both blocks were based on the im
proved circuit design above. This approach was
abandoned because the MOSFET approach seemed
much better.
3. First MOSFET approach. (Actually used
in IMPs D &: E) Here again, two basic building
blocks are used: a MOSFET BINARY (with re
sistors added externally) and a LOGIC BLOCK.
Two promising things happen with this approach:
One is that about 93 percent of the system will be
MOSFET blocks or resistors; and the other is
that the total parts count goes down to about 5200
parts, where only 1700 are nonresistors. Thus,
this approach results in about the same number of
total parts used in the IMP A encoding system but
has even less nonresistor parts than IMP A.
Please note again that IMP F has about 3. 6 times
the functional complexity of IMP A.

4. The FIRST MOSFET approach appeared
to be by far the best from its electrical proper
ties, reduction of parts, and schedule. Its dis
advantage was that less was known about its
long-term reliability than was known about the
conventional approach. Indeed, it turned out that
the MOSFETs required shielding because their
gate thresholds shifted as a function of radiation
(ref. #3). IMPs D & E have been designed, manu
factured and tested using this approach and IMPs
F & G (Super IMPs) were also designed using
this method. The package for the Super IMP
Encoding System came out to be a 7 1/2 inch delta
pack and would require about 7 pounds of shield
ing. This was too heavy so another approach,
the SECOND MOSFET approach was used. (Please
note that this first MOSFET approach was en
tirely adequate for IMPs D & E because its func
tional complexity was about 1/2 that of IMPs
F & G and carne out to be a 3 1/2 inch delta pack.)
Also the shielding required on IMPs D & E was
less because it will be a lunar orbiter.
5. The SECOND MOSFET approach (bottom
row of figure #3) was used in order to reduce the
size of the encoding system package. The proto
type for IMPs F & G has been manufactured into
a 3 1/2 inch delta pack using this approach. The
new building blocks, required for this approach
•were also manufactured by GME on a very short
time scale. The writer will not elaborate further
on this second MOSFET approach except to say
that it will probably open up new horizons in small
scientific satellite systems. These new blocks
incorporate up to 50 MOSFETs and 16 very large
value polycrystalline silicon resistors on a
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monolithic chip in such a way that highly reliable
low power circuits may be used. The use of this
new technology will be the subject of another
paper.
First MOSFET Approach Expanded
Since all approaches except the MOSFET ap
proach are familiar to most readers of this paper
and since the MOSFET is a new "animal, " this
section will give some of the device's electrical
properties that are useful in IMP encoding system
design.
A primary design constraint is power, which
must be relatively low. Since a great deal of ac
cumulation and storage is done in the encoding
system digital data processor, binary counters
are used. One primary problem, then, is: How
do you make a low-power binary, at reasonable
speeds (up to 500 kc), that is electrically quiet
and that will perform for 1 year in orbit over the
temperature range of -30° to +60°C? In the past
(IMP A), complimentary flip-flops were used with
considerable success. We have developed a twotransistor "low-power" flip-flop to eliminate half
the transistors. Either of these devices operates
on the principle of using low voltages (supply) and
reasonably low resistor values up to about 200 K
ohms. The fact that the supply voltages are low
implies that the "trigger" voltages must be low,
and this means that the noise rejection threshold
is low.
The MOSFET binary works on a different
principle to achieve low power; It uses large
voltages and large resistors. The supply voltages
have a difference of potential of 10. 5 volts, and it
takes a "trigger" of about 5 volts (large) to flip
them; this gives excellent noise rejection. It
should be pointed out here that all capacitors and
diodes have been eliminated in the binary design
and that the device uses a double-input threshold
level "flipping" technique. Indeed, a binary stage
consists of one TO-5 can and four large-value
resistors while a complimentary flip-flop requires
4 transistors, 6 resistors, 5 capacitors, and
either 4 or 8 diodes depending on speed require
ments. Thus, the low-power MOSFET has five
discrete parts, and the low-power complimentary
flip-flop has up to 23 parts; this is a parts reduc
tion of better than 4 to 1 and is a "nonresistor"
parts reduction of up to 17 to 11 The fact that the
resistors are external enables the designer to ob
tain an efficient speed-versus-power profile.
Thus, a 0. 1-mw low-speed MOSFET flip-flop is
obtained by using 2-megohm resistors. The ex
ternal high-value resistors used with the MOSFET
binary protect against the possibility that a
"short" in a MOSFET binary could cause a catas
trophic failure by "deadheading 11 the line. This is
particularly important, since about 88 percent of
the binaries are such that a failure will causeless
of data from only part of a single experiment.
The rest of the experiments still would provide
useful information.
An especially exciting feature of the
MOSFET approach is the elimination of many

stages in the electrical testing of modules and of
the individual discrete components that go into
the modules.
Another desirable quality of the MOSFET is
that it is a voltage (not current) operated device.
The input impedance at its gate is many meg
ohms; thus, no steady-state power is required to
operate them as a logic function (e. g. , it is not
necessary to supply "base current").
The MOSFET essentially has no "off set" volt
age; it acts like an open circuit when off and a
resistor (less than 3K) when on. When off, the
leakage is very low. This feature is useful in
commutating devices.
Another unique propriety of the MOSFET is
that it is symmetric (one can't tell the source
from drain). This, of course, means that a
simple monolithic logic block can be made from
MOSFETs and can be arranged in many different
logic configurations. The LOGIC blocks used are
as follows:

T

T

It is up to the designer to utilize the many
ways that the blocks can be connected, and he will
be pleasantly surprised at the things he can do
with MOSFET logic blocks with very few parts
and with considerable power savings.
On some occasions, transistors are required
and can be mated very nicely with MOSFET logic
when required.
Although not qualified to comment on semi
conductor manufacturing processes, the author
has been assured by competent personnel that the
manufacturing process steps required to make an
all-MOSFET monolithic chip are considerably
fewer than those for conventional integrated cir
cuits. The basic MOSFET blocks are made by
the General Micro Electronics Company (GME) in
California. The cooperation received from that
plant was outstanding in that "prototype" blocks
of both types were delivered within a month after
they received GSFC drawings. The blocks
worked very well, and the above example is given
to illustrate that the manufacturing processes
may be simpler than those of integrated circuits.
EVALUATION OF FIRST MQSFET APPROACH
The various stages in evaluating the MOSFET
approach were as follows:
Circuit Design Using Individual MOSFETs
Several different binaries were designed and
breadboarded at GSFC. These binaries were
operated in an extremely simple system to check
366

their noise rejection and speed-versus-power
profile. The disadvantage of this binary is that
it takes 12 MOSFETs and 4 resistors and that its
standby power is twice that of other binaries
breadboarded. The advantage gained is that it is
a threshold double-input direct-coupled device
(e. g. , MASTER -SLAVE BINARY) which can be
manufactured with no capacitors or diodes. Good
speed versus power was not obtained with the
breadboard because of excessive capacities, but
this problem was largely solved by GME in a
monolithic package.
Specification for the Two Basic Building Blocks
It was decided to have the 12 MOSFETs of
the binary in an integrated package and to mount
the chip in a TO-5 header. The four resistors
were to be placed external to the package for three
basic reasons:
1.

The completely potted system, tested at
GSFC for about 2 weeks, passed with flying
colors. The following tests were performed:
initial magnetic checks, humidity, vibration, ac
celeration, 5 days of thermal cycling and soak in
a vacuum, reentry, and final magnetic checks.
The system was completely instrumented through
all checks except magnetic, humidity, and ac
celeration.
This MOSFET system is now on "burn-in 11
and is monitored 5 days a week for system per
formance. Over 9000 hours have been logged on
the system with no failures. This, of course, is
more than 3 million CAN hours or 24 million
MOSFET hours without a failure.
A concurrent evaluation of individual MOSFET
cans is being performed at GSFC. This evaluation
is not yet completed but, to date, indicates good
performance and quality control.

The speed versus power can be tailored,

2. The Metal-Oxide Silicon (MOS) technology
had not advanced to the point where it was prac
tical to put large-value MOS resistors on the chip,
3. The binary cannot "deadhead" the line if
the large-value resistors are external.
The TO-5 package was chosen because it is easier
for the GSFC manufacturing facility to weld to
then the flat pack.
System Check Using Many MOSFETs (Breadboard)
A representative encoding system was breadboarded. This system is about two-thirds the
functional complexity of IMP A and contains the
circuits that produce the new functions to be used
in IMPs F and G (e. g. , 16-level oscillator, A/D
converter, "S-T" accumulators, etc. ). It con
tains 127 binary blocks and 208 logic blocks with
only 17 transistors. The breadboard was made
with 8-pin "tube sockets" such that the production
MOSFETs were "plugged" in as soon as they ar
rived. Breadboarding with MOSFET blocks
turned out to be much simpler than with conven
tional design. The electrical design and MOSFET
performance were evaluated with this system.
The system worked very well.

CONCLUDING REMARKS
The evolution of the refined encoding system
used on Super IMP from the relatively simple
Explorer XII was a gradual one, with milestones
occuring in the Ariel I (UK-1) and IMP A (Ex
plorer XVIII) systems. Digital data processors,
analog-to-digital converters, improved com
mutation, increased efficiency with crystalcontrolled "digital oscillators, " and a "30-day
satellite clock" have been incorporated.
All the encoders mentioned were special
purpose and-as such-were designed both elec
trically and mechanically at Goddard Space Flight
Center, although some of the actual flight units
were fabricated and tested by private industry.
All major improvements in concept were a result
of the close relation between the experimenters
at GSFC and elsewhere and the encoder designers.
These improvements were possible mainly be
cause the experimenters could work directly with
the people who design and manufacture the flight
hardware.
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Welded MOSFET Encoding System Package
The breadboard MOSFETs were removed and
were welded into a package (delta pack), and com
plete system checks were performed with simu
lated experiment inputs. The package was potted.
The welded modules were layed out and fabricated
at GSFC (the modular techniques group). It was
necessary to concurrently lay out the weldedmodules and build a breadboard in order to meet the
MOSFET schedule for test and evaluation.
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